Design and Verification of Distributed Recovery Blocks with CSP

W.L. YEUNG  
Wlyeung@ln.edu.hk  
Lingnan University, Hong Kong

S.A. SCHNEIDER  
steve@deis.rhul.ac.uk  
Royal Holloway, University of London, Egham, Surrey, TW20 0EX, United Kingdom

Abstract. A case study on the application of Communicating Sequential Processes (CSP) to the design and verification of fault-tolerant real-time systems is presented. The distributed recovery block (DRB) scheme is a design technique for the uniform treatment of hardware and software faults in real-time systems. Through a simple fault-tolerant real-time system design using the DRB scheme, the case study illustrates a paradigm for specifying fault-tolerant software and demonstrates how the different behavioural aspects of a fault-tolerant real-time system design can be separately and systematically specified, formulated, and verified using an integrated set of formal techniques based on CSP.

Keywords: Real-time systems; fault-tolerance; distributed recovery block scheme; CSP; formal specification and verification; time-wise refinement

1. Introduction

Formal methods based on state-machines [36], assertional proof systems [5, 6, 20], process algebras [25, 2, 15, 31, 38], and other formalisms [17, 3, 8, 27] have been applied to the development of fault-tolerant real-time systems. Many case studies (e.g., [35, 28, 14, 34, 21, 4]) can be found in the literature but none of them treats system design involving the tolerance of both hardware and software faults, while addressing real-time requirements simultaneously.

As the reliability of computing hardware continues to increase, error-prone software remain ubiquitous, even in safety-critical applications. Formal methods aid in producing software designs that are correct and reliable. Should a design technique help to produce software that can tolerate its own design faults, it is important that formal methods provide the necessary framework for that design technique to be applied as rigorously as possible.

The formalism of Communicating Sequential Processes, widely known by its acronym CSP [2, 15, 31, 38], has been applied to concurrent, distributed, and real-time systems that tolerate hardware faults [14, 28, 34, 33, 39]. This paper presents a case study on the application of CSP to the design and verification of fault-tolerant real-time system designs that handle both hardware and software faults. The design technique used here is the distributed recovery block (DRB) scheme [18], which was proposed for the uniform treatment of hardware and software faults in real-time computer systems. While the rationale behind the DRB scheme is clearly
discussed and illustrated in the original proposal, the design examples are described in an informal manner without using any formal notation and their behaviour is not subject to detailed consideration.

The present case study illustrates a paradigm for specifying fault-tolerant software and demonstrates how the different behavioural aspects of a fault-tolerant real-time system design can be separately and systematically specified, formulated, and verified using an integrated set of formal techniques based on CSP. Specifically, an untimed version of CSP is used to specify the behaviour together with some essential safety and liveness properties of the design. A fault-tolerant software design is then formulated and verified using a variety of techniques including the use of a model checking tool. Real-time requirements are then addressed using a timed version of CSP. The two versions of CSP are linked together by the theory of timewise refinement [38, 39].

The paper is organised as follows: section 2 briefly introduces the language of CSP; sections 3 and 4 consider the specification for a simple computing system which is designed to tolerate faults in its software components; section 5 presents the design in its basic form without assuming any hardware faults; section 6 describes the verification of the design against its specification; section 7 considers the real-time dimension and refines the basic design timewise with reference to the theory of timewise refinement [38, 39]; section 8 makes some explicit assumptions about hardware faults and “adjusts” the basic design for the fault assumptions; section 9 gives a conclusion. For reasons of space, this paper contains only selected proofs; [40] is a full version of this paper, containing all the proofs.

2. The language of CSP

In the language of CSP, a process is described in terms of the possible interactions it can have with its environment, which may be thought of as another process or set of processes. Interactions are described in terms of instantaneous atomic synchronisations, or events. A process can be considered as a “black box” with an interface containing a number of events through which it interacts with other processes. The set of all events in the interface of a process is called its alphabet. It is important to note that interface events are intended as synchronisations between the participating processes and not as autonomous actions under the control of a single process. In addition, when time is taken in account explicitly, we have the following assumptions:

- Maximal progress: A synchronisation event occurs as soon as all participants are ready to perform it.

- Maximal parallelism: Every process has a dedicated processor; processes do not compete for processor time. It is a reasonable assumption in the context of distributed recovery blocks where independent processes do have their own processors. In general, time-sliced processing can be modelled explicitly if required.
• Finite variability: No process may perform infinitely many events, or undergo infinitely many state changes, in a finite interval of time.

• Instantaneous events: Events have zero duration. Actions with non-zero duration can also be modelled if required.

• Real-time: The time domain is taken to be the non-negative real numbers. Since the reals are dense, our maximal parallelism assumption above means that there is no positive lower bound on the time difference between two independent events occurring at different times.

• Newtonian time: Time progresses in all processes at the same rate, and all with respect to the same unique global time frame.

The following paragraphs briefly introduced the CSP operators used in this paper. A comprehensive description of the language is found in [15, 33, 39]. The language of CSP used in this paper is defined by the following pseudo Backus-Naur form definitions:

\[
P ::= \text{Stop} \mid a \rightarrow P \mid P \parallel P \mid P \cap P \mid a : A \rightarrow P_a \mid \\
P \mid P \mid P \setminus A \setminus X \mid \mu X \bullet P \\
ap \rightarrow P \mid P \uparrow \{t\} P
\]

\(\Sigma\) is the set of all possible events, \(a\) is in \(\Sigma\), \(A\) in \(\mathbb{P}(\Sigma)\), \(t\) in \([0, \infty)\), and \(X\) is a process variable. CSP processes are terms with no free process variables (i.e. every process variable is bound by some \(\mu\) expression).

The process \(\text{Stop}\) is the deadlocked process, unable to engage in any events or make any progress. The prefix process \(a \rightarrow P\) is ready to engage in event \(a\) (and in no other event). It will continue to wait until its environment is also ready to perform \(a\), at which point synchronisation on this event will occur. Once the event is performed, the subsequent behaviour of \(a \rightarrow P\) will be that of process \(P\). By default, there is no delay between the occurrence of \(a\) and the beginning of \(P\). An external choice \(P \parallel Q\) is initially ready to engage in events that either \(P\) or \(Q\) is ready to engage in. The first event performed resolves the choice in favour of the component that was able to perform it, and the subsequent behaviour is given by this component. In contrast, an internal choice \(P \cap Q\) behaves either as \(P\) or as \(Q\) but, unlike the external choice, the environment cannot influence the way the choice is resolved.

The prefix choice \(a : A \rightarrow P_a\) remains willing to perform any event from set \(A\) until one is chosen. Its subsequent behaviour, described by \(P_a\), is dependent on that event. A construct can be defined (\(\equiv\)) to allow the input on channel \(in\) of any item \(x\) in a set \(M\), and the value \(x\) determines the subsequent behaviour:

\[
in?x : M \rightarrow Q(x) \equiv a : in . M \rightarrow P_a
\]

where the set \(\text{in}.M = \{ in.m \mid m \in M \}\) and \(P_{in,m} = Q(m)\) for every \(m \in M\). The atomic synchronisation events here are of the form \(in.m\). The complement is
the output prefix which has the form \( \text{out}!x \rightarrow P \) and this is simply a shorthand for \( \text{out}.x \rightarrow P \). The parallel combination \( P \parallel_A Q \) synchronises on events in \( A \), and interleaves on all other events. The hiding operator \( P \setminus A \) makes the events in the set \( A \) internal to the process, thus removing them from the control of the environment. The only participants will then be the components of \( P \). From the maximal progress assumption, the internal events will occur as soon as \( P \) is ready to perform them.

A recursive term \( \mu X \bullet P \) behaves as \( P \), with every occurrence of \( X \) in \( P \) representing an immediate recursive invocation. Thus we will have the usual law

\[
\mu X \bullet P = P[\mu X \bullet P/X]
\]

Note that the timed-semantics (see [39]) requires that every recursive term is time-guarded to ensure finite variability, i.e. there is some \( t > 0 \) of which any execution must take at least \( t \) unit(s) of time to reach a recursive invocation. (This requirement, however, does not apply to the untimed semantics of CSP). The delayed prefix \( a \overset{t}{\rightarrow} P \) and the timeout operator \( v\{t\} \) are two operators that can provide time-guarding. \( a \overset{t}{\rightarrow} P \) is ready initially to engage in \( a \); but once that event is performed, there is a delay of \( t \) before it behaves as \( P \). The timeout choice \( P \lor\{t\} Q \) initially behaves as process \( P \). If an event is performed before time \( t \), then the choice is resolved in favour of \( P \), which continues to execute, and \( Q \) is discarded. If no such event is performed, then the timeout occurs at time \( t \), and the subsequent behaviour is that of \( Q \).

A hierarchy of semantic models have been defined for CSP [30]. For the purpose of the case study, only two of these models, namely, the failures model \( (M_{\text{TF}}) \) and the timed failures model \( (M_{\text{Tf}}) \), are considered in this paper. Their formal definition can be found in [2, 37, 26, 39].

2.1. Specification

An untimed specification is a predicate on failures and is written in terms of a pair of variables \((tr, ref)\) which range over all observable pairs of trace and refusal of the process being specified. A trace is a finite sequence of events from the set \( \Sigma \) whereas a refusal is a set of events from the set \( \Sigma \). If the failure \((tr, ref)\) is present in the semantic set of the system, then the system may perform trace \( tr \) and then refuse to engage in any event from \( ref \). Process \( P \) meets specification \( S(tr, ref) \), written \( P \text{ sat } S(tr, ref) \), if \( S(tr, ref) \) holds for every observable pair of trace and refusal of \( P \).

Similarly, a timed specification is a predicate on timed failures and is written in terms of a pair of variables \((s, \tau)\) which range over all observable pairs of timed trace and timed refusal, respectively, of the process being specified. (See [30] for the definition of timed trace and timed failure).

Writing specifications directly as predicates upon timed failures can be cumbersome. Also, there are many similar specification patterns for safety, liveness and
commonly occurring assumptions about the environment of the process. It is convenient to define a number of specification macros or idioms [9] as a shorthand for these patterns and for use with proof rules to reason about specifications at the higher level of abstraction. The following nine macros are used in the present case study; their formal definition can be found in [39]:

\[
\begin{align*}
  & a \text{ at } t(s, \mathcal{K}), \quad a \text{ live } t(s, \mathcal{K}), \quad a \text{ live from } t_1 \text{ until } t_2(s, \mathcal{K}), \\
  & a \text{ ref } t(s, \mathcal{K}), \quad a \text{ live from } t \text{ until } A(s, \mathcal{K}), \quad a \text{ open } t(s, \mathcal{K}), \\
  & A \text{ at } [t_1, t_2](s, \mathcal{K}), \quad a \text{ live within } \delta \text{ of } t \text{ until } A(s, \mathcal{K}), \quad \text{name of last } A \text{ before } t(s, \mathcal{K}).
\end{align*}
\]

“\(a \text{ at } t\)” is true for a particular execution if event \(a\) occurs at time \(t\). “\(a \text{ ref } t\)” is true if event \(a\) is refused at time \(t\). For “\(A \text{ at } [t_1, t_2]\)”\), a process performs any event in the set \(A\) during the interval \([t_1, t_2]\). For “\(a \text{ live } t\)”, a process is prepared to perform \(a\) at time \(t\) and, for “\(a \text{ live from } t \text{ until } A\)”, it will remain so until disabled by some event from the set \(A\). For “\(a \text{ live within } \delta \text{ of } t \text{ until } A\)”, a process could be ready to perform \(a\) at any time starting from \(t\) but certainly not later than \(t + \delta\); whereas, for “\(a \text{ live from } t_1 \text{ until } t_2\)”\), the process is prepared to perform \(a\) from time \(t_1\) and will remain so until time \(t_2\). “\(a \text{ open } t\)” states that event \(a\) is open to a process at time \(t\), i.e. the environment of the process is ready to see \(a\) performed at that time. Finally, “\(\text{name of last } A \text{ before } t\)” is a function that reports the last event performed before time \(t\) for a particular execution.

2.2. Proof system

The compositional nature of the semantics of CSP, including both the timed and untimed versions, leads to proof systems that are also compositional, allowing a CSP design to be verified against its specification in a structured and top-down manner [10, 39]. The following proof rule for parallel combination of processes is a typical one that is being used in the present case study.

**Rule 1 Parallel combination**

\[
\begin{align*}
  & P \text{ sat } S(s, \mathcal{K}) \\
  & Q \text{ sat } T(s, \mathcal{K}) \\
  & P \parallel_Q \quad \exists s_P, s_Q, \mathcal{K}_P, \mathcal{K}_Q \cdot \\
  & \quad S(s_P, \mathcal{K}_P) \land T(s_Q, \mathcal{K}_Q) \land \\
  & \quad (s, \mathcal{K}) \in (s_P, \mathcal{K}_P) \parallel_A (s_Q, \mathcal{K}_Q)
\end{align*}
\]

This proof rule for the parallel operator \(P \parallel_Q Q\) relates the behaviour of the combined process with behaviours of \(P\) and \(Q\). If we can prove that processes \(P\) and \(Q\) satisfy \(S(s, \mathcal{K})\) and \(T(s, \mathcal{K})\), respectively, then the above rule allows us to conclude that the combined behaviour of the two processes satisfies the predicate expressed in terms of \(S\) and \(T\) below the horizontal line (i.e. \(\exists s_P, s_Q, \mathcal{K}_P, \mathcal{K}_Q \cdot \ldots\)). \((s_P, \mathcal{K}_P) \parallel_A (s_Q, \mathcal{K}_Q)\) is the set of all compound behaviours of \(P \parallel_Q\) that can arise
from those concurrent behaviour of \( P \) and \( Q \). The Appendix gives four auxiliary rules (Rules 2—5) that help deduce information about \( s \) and \( \delta \) from the component specifications and \textit{vice versa}.

3. Specifying recovery blocks

The diagram in Figure 1 represents a computing device, namely RB, connected to its environment via communications \textit{left} and \textit{right} plus a signal line \textit{error}. RB receives some items of input data via \textit{left} and for each item, computes a function \( \theta \) and outputs the result via channel \textit{right}. We may specify the behaviour of RB by the following CSP process:

\[
Spec \equiv \text{left}?:x \rightarrow \text{right}!\theta(x) \rightarrow Spec
\]

\( Spec \) is an abstract behavioural specification for RB in the sense that it only mentions the input and output data, how they should relate to each other, and how the input and output operations should alternate. Ideally, the actual device RB operates reliably and continuously as intended by \( Spec \), processing every input into a desired output. (Note that even though RB is equipped with an error signal line, the specification \( Spec \) takes no account of any possible failures and does not mention \textit{error} at all).

In reality, there are situations in which RB could fail due to:

\textbf{Permanent hardware faults} The hardware breaks down for physical reasons (e.g. circuit burnt-out).

\textbf{Transient hardware faults} The hardware experiences intermittent “glitches”, affecting the results of computation occasionally.

\textbf{Circuit design faults} “Bugs” in today’s very large scale integrated circuit design can escape testing and go into production phase (e.g. see [12] about a “bug” in the circuitry of the floating point unit of Intel’s Pentium).

\textbf{Software design faults} The program that drives RB contains residual “bugs” and does not exactly compute \( \theta \).

The recovery block scheme was proposed [16, 29] for organising diverse designs in order to support fault tolerant software. Using this scheme, the design of RB
may contain two or more alternative software modules which are written independently according to the same functional specification (i.e. \( \theta \)). For each input, these modules take turn to compute a result which has to pass a suitable acceptance test before it can be output. If all software modules fail to compute an acceptable result, an error signal is raised. What happens after an error signal has been raised will depend on the application and its environment. Here are some possibilities:

1. Abort, let the environment handle the erroneous situation.

2. Output nothing but continue with the next input.

3. Output a result, though unacceptable, and continue with the next input.

We have assumed the last possibility (3) in our design. This might seem unreasonable at first sight but we can easily think of situations where the mere availability of a result, though unacceptable, is necessary for the system to keep functioning (e.g. avoiding a deadlock) while corrective actions are being taken. Such a design choice also renders our case study slightly more straightforward and readable (since, for every input, there must be an output). However, we must emphasize that the other possibilities are just as amenable to the formal approach.

Assuming that all communication channels are unbuffered (synchronised), and only two software modules (one primary and one alternative) are used, we can describe the behaviour of such a sequential computing device in CSP as follows:

\[
\text{SpecRB} \triangleq \text{left}?x \rightarrow \begin{cases} 
\text{right}!f(x) \rightarrow \text{SpecRB} \\
\text{SpecRB} \\
\text{right}!g(x) \rightarrow \text{SpecRB} \\
\text{SpecRB} \\
\text{error} \rightarrow \text{right}!g(x) \rightarrow \text{SpecRB}
\end{cases}
\]

\( f \) and \( g \) are computable functions representing the primary and alternative software modules, respectively. The operator \( \langle b \rangle \langle Q \rangle \) is the infix version of the boolean choice if \( b \) then \( P \) else \( Q \). \( T \) is the acceptance test. Here, we assume that the same acceptance test is applied to the result of all software modules; it should be pointed out that some variants of the recovery block scheme allow for different acceptance tests for each software module. Note that, after an error signal has been raised, the second result, though unacceptable, is output anyway.

Comparing \( \text{SpecRB} \) with \( \text{Spec} \), we can see that the former alternates between input and output like the latter but embodies the possibility of raising the error signal after an input. Also, \( \text{SpecRB} \) does not really specify the computation of the required function \( \theta \) but rather incorporates a run-time acceptance test of the results of \( f \) and \( g \), both of which may or may not correctly compute \( \theta \). \( \text{SpecRB} \) can be generalized to include \( n \) alternative software modules, \( f_1, f_2, \ldots, f_n \), plus a primary module \( f_0 \), as follows:
$SpecRB_n \equiv \begin{cases} 
\text{left} ? x \to & \left( \begin{array}{c}
\text{right} ! f_0(x) \to SpecRB_n \\
\not \vdash T(x, f_0(x)) \not \vdash \\
\text{right} ! f_1(x) \to SpecRB_n \\
\not \vdash T(x, f_1(x)) \not \vdash \\
\ldots \\
\text{right} ! f_n(x) \to SpecRB_n \\
\not \vdash T(x, f_n(x)) \not \vdash \\
\text{error} \to \text{right} ! f_n(x) \to SpecRB_n
\end{array} \right) 
\end{cases} \right)$

Throughout the case study, we assume that each of the computable functions $f, g, f_0, f_1, \ldots, f_n$ always terminates with a result, although the result may not be correct. The possibility of hardware faults is considered later in section 8.

4. **Specifying distributed recovery blocks**

The distributed recovery block (DRB) scheme allows the uniform treatment of hardware faults and software design faults in real-time systems. It involves distributing the execution of the software modules of a typical recovery block design on multiple processors, thereby providing tolerance of certain permanent and transient hardware faults in addition to software design faults.

Suppose we reformulate the design of the computing device RB in Figure 1 using the DRB scheme with $n + 1$ (one primary and $n$ alternative) software modules. We may consider using $SpecRB_n$ as a specification but its purely sequential structure makes it too strong for the DRB design. The question is how we could weaken $SpecRB_n$ by not mentioning (restricting) too much about the internal structure of the DRB design. Here is one possible answer:

$SpecDRB_n \equiv \begin{cases} 
\text{left} ? x \to & \left( \begin{array}{c}
\bigcap_{0 \leq i \leq n} \text{right} ! f_i(x) \to SpecDRB_n \\
\text{error} \to \bigcap_{0 \leq i \leq n} \text{right} ! f_i(x) \to SpecDRB_n
\end{array} \right)
\end{cases} \right)$

$SpecDRB_n$ mentions nothing about the internal structure of the system but simply specifies that for each input, the result of one of the $f_i$ is output, possibly preceded by an error signal. Like $SpecDB_n$, $SpecDRB_n$ guarantees the alternation between input and output and allows the possibility of raising an error signal. However, it fails to address some important properties:

1. An output must be acceptable if it is not preceded by an error signal.
2. An output must be unacceptable if it is preceded by an error signal.
3. If at least one $f_i$ produces an acceptable result, it must be an acceptable result that is output without an error signal.
The above properties can be expressed in terms of the trace and failure semantics as follows:

\[
S_1(tr) \triangleq channel(foot(tr)) = right \land \\
T((tr \downarrow left) \oplus \#(tr \downarrow right) - 1), value(foot(tr))) \\
\Rightarrow \#(tr \uparrow error) = \\
\#\{i \mid 0 \leq i < \#(tr \downarrow right) \land \neg T((tr \downarrow left) \oplus i, (tr \downarrow right) \oplus i)]
\]

\[
S_2(tr) \triangleq \#\{i \mid 0 \leq i < \#(tr \downarrow right) \land \neg T((tr \downarrow left) \oplus i, (tr \downarrow right) \oplus i)] \\
\leq 1 \quad \#(tr \uparrow error)
\]

\[
L(tr, ref) \triangleq channel(foot(tr)) = left \land \\
\exists i \cdot 0 \leq i \leq n \land T(value(foot(tr)), f_i(value(foot(tr)))) \\
\Rightarrow \{right.f_i(value(foot(tr))) | \\
\quad 0 \leq i \leq n \land T(value(foot(tr)), f_i(value(foot(tr))))\} \setminus ref \neq \emptyset \land \\
error \in ref
\]

where \(channel(c.v)\) and \(value(c.v)\) extract the channel \(c\) and value \(v\), respectively, of the communication event \(c.v\); \(foot(tr)\) returns the last event of trace \(tr\); \#tr gives the length of the trace \(tr\); \(tr \downarrow c\) returns the sequence of values passed along channel \(c\); \(tr \uparrow i\) returns the \(i\)-th event (starting from zeroth) of \(tr\); \(tr \uparrow A\) returns the subsequence of events of \(tr\) in \(A\).

\(S_1\) essentially says that whenever an acceptable result is output, the number of unacceptable results that have been output must be equal to the number of error signals raised. \(S_2\) states that the number of error signals raised must be one greater than or equal to the number of unacceptable results output. \(S_1\) and \(S_2\) together ensure the properties (1) and (2). \(L\) guarantees that acceptable results have priority over the error signal (and unacceptable results). Note that \(S_1, S_2\) are safety properties expressed in the trace semantics of CSP whereas \(L\) is an liveness property expressed in the failure semantics of CSP.

5. Design

Figure 2 shows the structure of a design using the distributed recovery block scheme. The software modules which compute \(f_0, f_1, \ldots, f_n\) have been distributed to \(n + 1\) sequential processors, whose behaviours are described by processes \(P_0, P_1, \ldots, P_n\), respectively. The acceptance test \(T\) is now carried out by another processor, described by \(R\). \(R\) receives the results of computations by \(f_0, f_1, \ldots, f_n\) via channels \(p_0, p_1, \ldots, p_n\), respectively, and outputs final results on channel \(right\). The design can be described in CSP as follows:

\[
P_i \triangleq left?x \rightarrow p_i!f_i(x) \rightarrow P_i \quad \text{for } 0 \leq i \leq n
\]

\[
R \triangleq left?x \rightarrow R_x \{0 \leq i \leq n\}
\]
Each $P_i$ simply inputs a data item and outputs the result via the corresponding $p_i$ channel. $R$ receives all the results via $p_0, p_1, \ldots, p_n$ on a first-come-first-serve basis. The first result that arrives and passes the acceptance test $T$ is the one to be output via $right$; the rest are simply discarded, without being tested at all. In cases where none of the results passes the acceptance test, the $error$ signal is raised and the last result received is output (as defined in $R_{z,i}$). $R$ is defined by a set of five mutually recursive equations. The first three describe $R$’s behaviour until an acceptable result is received, using a pair of index variables, $x$ and $A$, that correspond to the input value and the set of outstanding results. The last two equations describe $R$’s behaviour after an acceptable result is received (and output); their definition requires only one index variable corresponding to the set of outstanding results.

Note that the design as such does not yet tolerate any hardware faults. We shall later on make adjustments to this design once we have made the assumption about
the nature of hardware faults that are to be tolerated. For now, all we can say is that the design possesses the suitable “structure” in which, after some adjustments at the component level, the system can continue to operate even after partial hardware failures (though, at a lower degree of diversity).

6. Verification

The verification of the design $DRB_n$ is done in two different ways, one for each style of specification as discussed in Section 4.

6.1. Algebraic transformation and model checking

The verification of $DRB_n$ against its process-oriented specification $SpecDRB_n$ amounts to showing that the behaviour of the former is a refinement of the behaviour of the latter, as stated in the following lemma:

Lemma 1 $SpecDRB_n \subseteq DRB_n$

Proof: One straightforward way to show the refinement relationship is to apply semantics-preserving transformation upon the process definition based on the algebraic rules associated with the CSP operators [15]. This approach amounts to exploring or enumerating manually all possible states of a process defined by parallel combination. Also, since here we are concerned with the behavioural properties rather than the functional (input-output) properties of the process, we can afford to consider an abstract version of $DRB_n$ which ignores the functional aspect involving values, variables, functions, and boolean expressions. The boolean choice “$\{b \neq \}$” becomes an internal (nondeterministic) choice and the interface sets (alphabets) in the parallel combination can be made implicit to facilitate algebraic manipulation. This results in a process $AbsDRB_n$ that is refined by $DRB_n$. Hence any specification that is satisfied by $AbsDRB_n$ will also be satisfied by $DRB_n$.

The resulting process $AbsDRB_n$ is data independent [23, 33] with respect to the messages passed along the channels, and so it will satisfy $SpecDRB_n$ if an equivalent system $DRB'_n$ which ignores the messages passed along its channels satisfies $SpecDRB_n$. Such a system is defined as follows:

\[
\begin{align*}
  P_i & \triangleq left \rightarrow p_i \rightarrow P_i \quad \text{for } 0 \leq i \leq n \\
  R & \triangleq left \rightarrow R_{\{0 \leq i \leq n\}} \\
  R_{\{i\}} & \triangleq p_i \rightarrow \begin{pmatrix}
    right \rightarrow R \\
    \cap \\
    error \rightarrow right \rightarrow R
  \end{pmatrix} \quad \text{for } 0 \leq i \leq n \\
  R_A & \triangleq \bigboxdot_{i \in A} p_i \rightarrow \begin{pmatrix}
    right \rightarrow R'_A\{i\} \\
    \cap \\
    R_A\{i\}
  \end{pmatrix} \quad \text{for } A \subseteq \{i | 0 \leq i \leq n\} \land \#A > 1 \\
  R'_0 & \triangleq R
\end{align*}
\]
\[ R'_B \overset{\Box}{=} \bigwedge_{j \in B} p_j \rightarrow R'_{B \setminus \{j\}} \text{ for } B \subset \{i \mid 0 \leq i \leq n\} \land B \neq \emptyset \]
\[ DRB'_n \overset{\Box}{=} (p_0 \ || \ p_1 \ || \ \ldots \ || \ p_n \ || \ R) \ \setminus \{p_0, p_1, \ldots, p_n\} \]

Consider the simplest case where \( n = 1 \),

\[
DRB'_1 = (p_0 \ || \ p_1 \ || \ R) \ \setminus \{p_0, p_1\} \\
= \begin{cases}
\text{left} \rightarrow p_0 \rightarrow p_0 \\
\text{left} \rightarrow p_1 \rightarrow p_1 \\
\left( p_0 \rightarrow \begin{cases}
\text{right} \rightarrow p_1 \rightarrow R \\
\text{error} \rightarrow \text{right} \rightarrow R
\end{cases}
\right) \\
\left( p_1 \rightarrow \begin{cases}
\text{right} \rightarrow p_0 \rightarrow R \\
\text{error} \rightarrow \text{right} \rightarrow R
\end{cases}
\right)
\end{cases}
\setminus \{p_0, p_1\}
\]

\[
= \text{left} \rightarrow \begin{cases}
\left( \text{right} \rightarrow q \rightarrow (p_0 \ || \ p_1 \ || \ R) \\
\text{error} \rightarrow \text{right} \rightarrow (p_0 \ || \ p_1 \ || \ R)
\end{cases}
\setminus \{p_0, p_1\}
\]

\[
= \text{left} \rightarrow \begin{cases}
\left( \text{right} \rightarrow p_0 \rightarrow (p_0 \ || \ p_1 \ || \ R) \\
\text{error} \rightarrow \text{right} \rightarrow (p_0 \ || \ p_1 \ || \ R)
\end{cases}
\setminus \{p_0, p_1\}
\]

\[
= \text{left} \rightarrow \begin{cases}
\left( \text{right} \rightarrow (p_0 \ || \ p_1 \ || \ R) \ \setminus \{p_0, p_1\} \\
\text{error} \rightarrow \text{right} \rightarrow (p_0 \ || \ p_1 \ || \ R) \ \setminus \{p_0, p_1\}
\end{cases}
\]

\[
= \text{left} \rightarrow \begin{cases}
\text{right} \rightarrow DRB'_1 \\
\text{error} \rightarrow \text{right} \rightarrow DRB'_1
\end{cases}
\]

The simplified behaviour of \( DRB'_1 \) is equivalent to \( SpecDRB_n \) if we ignore all channel messages. In fact, as we increase \( n \), we obtain the same simplified behaviour of \( DRB'_1 \) and hence we conclude that \( SpecDRB_n \subset DRB_n \). \hfill \blacksquare
One may find the algebraic transformation too laborious for practical application. Fortunately, the FDR model checking tool [32, 33] can be used to automatically verify the above lemma for particular values of $n$. Figure 3 shows a screen shot of using FDR to verify Lemma 1.

6.2. Reasoning with traces and failures

Having proved that $DRB_n$ is a refinement of $SpecDRB_n$, it remains to prove that $DRB_n$ possess the properties $S_1$, $S_2$, and $L$, ie.

**Lemma 2** $DRB_n$ sat $S_1 \land S_2 \land L$

The proof of this lemma is based on the standard proof rules and techniques found in [15, 33, 39] and is given in full in the complete version of this paper [40].

7. Introducing time

The DRB design discussed so far does not address any real-time requirements. Using the language of real-time CSP [31, 38, 39], we are able to incorporate timing
information into the design. This allows for the analysis of real-time behaviour, but it is important to take care that the results already obtained from the untimed analysis are preserved where possible.

The theory of timewise refinement for real-time CSP [38] gives conditions under which timing information can be introduced into an untimed CSP system while preserving the untimed properties. This paper is concerned with two kinds of timewise refinement: with regard to safety properties expressed in terms of traces, and more generally with regard to liveness properties expressed in terms of failures. If $P$ is an untimed CSP process, and $Q$ is a real-time CSP process, then the trace timewise refinement $P \sqsubseteq_t Q$ means that given any timed trace $s$ of $Q$, the same trace with the times removed—$\text{strip}(s)$—is a trace of $P$. The failures timewise refinement $P \sqsubseteq_f Q$ means that whenever $(s, [t, \infty) \times \text{ref})$ is a timed failure of $Q$, then $(\text{strip}(s), \text{ref})$ is a failure of $P$: $Q$’s eventual refusal of $\text{ref}$ forever corresponds in the untimed world to the refusal set $\text{ref}$.

These characterisations allow timewise refinements to preserve safety and liveness properties. Mathematically, this means that if $P \text{ sat } S(tr)$ and $P \sqsubseteq_t Q$, then $Q \text{ sat } S(\text{strip}(s))$; and that if $P \text{ sat } S(tr, \text{ref})$ and $P \sqsubseteq_f Q$, then $Q \text{ sat } (S = [t, \infty) \times \text{ref}) \Rightarrow S(\text{strip}(s), \text{ref})$. The specifications for $Q$ are the same specifications $S$ translated to the timed setting. For example, untimed deadlock-freedom translates to timed deadlock-freedom, and untimed liveness on a channel translates to timed liveness on a channel: that the channel must always eventually respond.

There are a number of results concerning the introduction of time into process descriptions in ways that yield a timewise refinement of the original untimed process, and thus preserve its properties. We present only the two that are used in this paper, which are derived from more general results of [38]. The first lemma states that introducing time delays preserves both traces and failures timewise refinement:

**Lemma 3** If $Q$ is obtained from $P$ by replacing some of its event prefix operations ‘$\rightarrow$’ with a timed event prefix ‘$\rightarrow_t$’ then $P \sqsubseteq_t Q$ and $P \sqsubseteq_f Q$.

The other lemma is concerned in addition with the replacement of external choice by timeout choice.

**Lemma 4** If $Q$ is obtained from $P$ by replacing some of its event prefix operations ‘$\rightarrow$’ with timed event prefix, and by replacing some of its external choices ‘$\Box$’ with timeouts $\triangleright \{t\}$, then $P \sqsubseteq_t Q$.

This lemma does not hold for failures timewise refinement.

### 7.1. Real-time requirement

An important timing requirement of our design is

"Upon receipt of an input, the system must be ready to output a result or raise the error signal within $\delta$ seconds".

We can specify this requirement based on the timed failure model as follows:
$$RT(s, R) \equiv \text{left at } t \Rightarrow$$
$$\text{right live within } \delta \text{ of } t \text{ until right } \vee$$
$$\text{error live within } \delta \text{ of } t \text{ until error}$$

Timing information can now be incorporated into the design as follows,

$$P_i \equiv \text{left? } x \overset{e_i}{\rightarrow} p_i! f(x) \rightarrow P_i \quad \text{for } 0 \leq i \leq n$$

$$R \equiv \text{left? } x \rightarrow R_{x,i} \{i | 0 \leq i \leq n\}$$

$$R_{x,i} \equiv p_i? y \overset{e_T}{\rightarrow} \left(\begin{array}{l}
\text{right! } y \rightarrow R \\
\text{error } \rightarrow \text{right! } y \rightarrow R
\end{array}\right) \quad \text{for } 0 \leq i \leq n$$

$$R_{x,A} \equiv \square_{i \in A} p_i? y \overset{e_T}{\rightarrow} \left(\begin{array}{l}
\text{right! } y \rightarrow R'_{z,i} \\
\text{error } \rightarrow \text{right! } y \rightarrow R
\end{array}\right) \quad \text{for } A \subseteq \{i \mid 0 \leq i \leq n\} \land \# A > 1$$

$$R'_0 \equiv R$$

$$R'_B \equiv \square_{j \in B} p_j? z \rightarrow R'_{B,j} \quad \text{for } B \subset \{i \mid 0 \leq i \leq n\} \land B \neq \emptyset$$

$$\text{Blocks } \equiv \left\{[\text{left}]_{0 \leq i \leq n} P_i\right\}$$

$$\text{System } \equiv \text{Blocks} \parallel R$$

$$\text{TDRB}_n \equiv \text{System} \setminus \{p_0, p_1, \ldots, p_n\}$$

We have assigned time values, $\epsilon_0, \epsilon_1, \ldots, \epsilon_n$ and $e_T$ to the computation modules $f_0, f_1, \ldots, f_n$, and acceptance test $T$, respectively. Note that these values may represent the maximum, minimum, or average amount of time for the modules to compute for each input. Here, since the real-time requirement $RT$ is concerned with maximum response time, we shall consider the time values as maximum time values, i.e. the worst case scenario. On the other hand, we have not specified timing information for communications to take place; their timing is considered negligible here.

Observe that as a result of Lemma 3 the system $\text{DRB}_n \subseteq \text{TDRB}_n$ and $\text{DRB}_n \subseteq \text{TDRB}_n$, so the timed system $\text{TDRB}_n$ satisfies its process-oriented specification $\text{SpecDRB}_n$ (i.e. $\text{SpecDRB}_n \subseteq \text{TDRB}_n$ and $\text{SpecDRB}_n \subseteq \text{TDRB}_n$) and meets the property-oriented specification $S_1 \land S_2 \land L$.

Due to the limited amount of space, the following verification only treats the case of $n = 1$. To show that $\text{TDRB}_1$ sat $\text{RT}$, we first state some behavioural properties about the component processes.

**Lemma 5**

$$P_0 \text{ sat } \text{left at } t \Rightarrow p_0 \text{ live from } t + \epsilon_0 \text{ until } p_0$$
**Lemma 6**

\[ P_1 \text{ sat left at } t \Rightarrow p_1 \text{ live from } t + \epsilon_1 \text{ until } p_1 \]

**Lemma 7**

\[ R \text{ sat left at } t \Rightarrow \]
\[ p_0 \text{ live from } t \text{ until } \{p_0, p_1\} \land \\
 p_1 \text{ live from } t \text{ until } \{p_0, p_1\} \]

\[ R \text{ sat } p_0 \text{ at } t \land \text{name of last } \Sigma \text{ before } t = \text{left } \Rightarrow \\
 \text{right live from } t + \epsilon_T \text{ until } \text{right } \lor \\
 p_1 \text{ live from } t + \epsilon_T \text{ until } p_1 \]

\[ R \text{ sat } p_1 \text{ at } t \land \text{name of last } \Sigma \text{ before } t = \text{left } \Rightarrow \\
 \text{right live from } t + \epsilon_T \text{ until } \text{right } \lor \\
 p_0 \text{ live from } t + \epsilon_T \text{ until } p_0 \]

\[ R \text{ sat } p_1 \text{ at } t \land \text{name of last } \Sigma \text{ before } t = p_0 \Rightarrow \\
 \text{right live from } t + \epsilon_T \text{ until } \text{right } \lor \\
 \text{error live from } t + \epsilon_T \text{ until } \text{error} \]

\[ R \text{ sat } p_0 \text{ at } t \land \text{name of last } \Sigma \text{ before } t = p_1 \Rightarrow \\
 \text{right live from } t + \epsilon_T \text{ until } \text{right } \lor \\
 \text{error live from } t + \epsilon_T \text{ until } \text{error} \]

With the help of the proof rules given in the Appendix, we shall prove that the combined behaviour of \( P_0 \) and \( P_1 \) should satisfy the following specification:

**Lemma 8**

\[ Blocks \text{ sat left at } t \Rightarrow \\
 p_0 \text{ live from } t + \epsilon_0 \text{ until } p_0 \land \\
 p_1 \text{ live from } t + \epsilon_1 \text{ until } p_1 \]

**Proof:** We outline our proofs following the style adopted in [10].

\[ \text{left at } t \{Blocks\} \]
\[ \vdash \text{left at } t \{P_0\} \quad \text{Rule 3} \]
\[ \vdash p_0 \text{ live from } t + \epsilon_0 \text{ until } p_0 \{P_0\} \quad \text{Lemma 5} \]
\[ \vdash p_0 \text{ live from } t + \epsilon_0 \text{ until } p_0 \{Blocks\} \quad \text{Rule 2} \]

Each proof step above takes the form:

\[ \text{property}\{Process\} \quad \text{Justification} \]
We have omitted the observation variables from the predicates, replacing them with
the name of the process being observed.

Similarly, we can prove that

\[
\text{left at } t \{ \text{Blocks} \} \\
\vdash p_1 \text{ live from } t + \epsilon_1 \text{ until } p_1 \{ \text{Blocks} \}
\]

\[
\text{right live within } \delta \text{ of } t \text{ until } \text{right} \lor \\
\text{error live within } \delta \text{ of } t \text{ until } \text{error}
\]

**Lemma 9**

\[
\text{TDRB}_1 \text{ sat } \text{left at } t \
\implies \\
\text{right live within } \delta \text{ of } t \text{ until } \text{right} \lor \\
\text{error live within } \delta \text{ of } t \text{ until } \text{error}
\]

**Proof:** Assume that an input occurs at time \( t \),

\[
\text{left at } t \{ \text{TDRB}_1 \} \\
\vdash \text{left at } t \{ \text{System} \} \\
\vdash \text{left at } t \{ \text{Blocks} \} \text{ Rule 3} \\
\vdash p_0 \text{ live from } t + \epsilon_0 \text{ until } p_0 \land \\
\quad \vdash p_1 \text{ live from } t + \epsilon_1 \text{ until } p_1 \{ \text{Blocks} \} \text{ Lemma 8} \\
\vdash p_0 \text{ live within } \epsilon_0 \text{ of } t \text{ until } p_0 \land \\
\quad \vdash p_1 \text{ live within } \epsilon_1 \text{ of } t \text{ until } p_1 \{ \text{Blocks} \} \text{ Rule 5}
\]

On the other hand, we have

\[
\vdash \text{left at } t \{ R \} \text{ Rule 3} \\
\vdash p_0 \text{ live from } t \text{ until } \{ p_0, p_1 \} \land \\
\quad \vdash p_1 \text{ live from } t \text{ until } \{ p_0, p_1 \} \{ R \} \text{ Lemma 7} \\
\vdash p_0 \text{ live within } \epsilon_0 \text{ of } t \text{ until } \{ p_0, p_1 \} \land \\
\quad \vdash p_1 \text{ live within } \epsilon_1 \text{ of } t \text{ until } \{ p_0, p_1 \} \{ R \} \text{ Rule 5} \\
\vdash p_0 \text{ live within } \epsilon_0 \text{ of } t \text{ until } \{ p_0, p_1 \} \land \\
\quad \vdash p_1 \text{ live within } \epsilon_1 \text{ of } t \text{ until } \{ p_0, p_1 \} \{ \text{System} \} \text{ Rule 4}
\]

Since \( p_0 \) and \( p_1 \) are supposed to be internal events not available to, or controllable
by, the environment, they occur as soon as all parties participating in them are
ready to do so. Assume that \( \epsilon_0 < \epsilon_1 \) which means \( p_0 \) is offered before \( p_1 \), we have

\[
\vdash p_0 \text{ at } t + \epsilon_0 \{ \text{System} \} \\
\vdash p_0 \text{ at } t + \epsilon_0 \{ R \} \text{ Rule 3} \\
\vdash p_0 \text{ at } t + \epsilon_0 \land \text{name of last } \Sigma \text{ before } t + \epsilon_0 = \text{left} \{ R \}
\]
\[ \text{right live from } t + \epsilon_0 + \epsilon_T \text{ until right } \lor \]
\[ p_1 \text{ live from } t + \epsilon_0 + \epsilon_T \text{ until } p_1 \{ R \} \quad \text{Lemma 7} \]
\[ \text{right live within } \epsilon_0 + \epsilon_T \text{ of } t \text{ until right } \lor \]
\[ p_1 \text{ live within } \epsilon_0 + \epsilon_T \text{ of } t \text{ until } p_1 \{ R \} \quad \text{Rule 5} \]

We have shown that as from time \( t + \epsilon_0 + \epsilon_T \), \( R \) is ready to either perform right, in which case the timing requirement is met provided that \( \epsilon_0 + \epsilon_T < \delta \), or perform \( p_1 \). The occurrence of \( p_1 \) requires the participation of Blocks and this can only happen at the time when both Blocks and \( R \) are ready to perform \( p_1 \), i.e.

\[ \max(t + \epsilon_1, t + \epsilon_0 + \epsilon_T) \] where \( \max(x, y) = \begin{cases} x & \text{if } x > y \\ y & \text{otherwise} \end{cases} \)

Let us now consider the case where \( p_1 \) is performed.

\[ \text{p}_1 \text{ live within } \max(\epsilon_1, \epsilon_0 + \epsilon_T) \text{ of } t \text{ until } \text{p}_1 \{ R \} \quad \text{Rule 5} \]
\[ \text{p}_1 \text{ live within } \max(\epsilon_1, \epsilon_0 + \epsilon_T) \text{ of } t \text{ until } \text{p}_1 \{ \text{System} \} \quad \text{Rule 4} \]
\[ \text{p}_1 \text{ at } \max(t + \epsilon_1, t + \epsilon_0 + \epsilon_T) \{ \text{System} \} \quad \text{p}_1 \text{ is internal} \]
\[ \text{p}_1 \text{ at } \max(t + \epsilon_1, t + \epsilon_0 + \epsilon_T) \land \]
\[ \text{name of last } \Sigma \text{ before } \max(t + \epsilon_1, t + \epsilon_0 + \epsilon_T) = p_0 \{ R \} \]
\[ \text{right live from } \max(t + \epsilon_1, t + \epsilon_0 + \epsilon_T) + \epsilon_T \text{ until right } \lor \]
\[ \text{error live from } \max(t + \epsilon_1, t + \epsilon_0 + \epsilon_T) + \epsilon_T \text{ until error } \{ R \} \]

\[ \text{Lemma 7} \]
\[ \text{right live from } t + \epsilon_0 + \epsilon_T \text{ until right } \lor \]
\[ \text{right live from } \max(t + \epsilon_1, t + \epsilon_0 + \epsilon_T) + \epsilon_T \text{ until right } \lor \]
\[ \text{error live from } \max(t + \epsilon_1, t + \epsilon_0 + \epsilon_T) + \epsilon_T \text{ until error } \{ TDBR_1 \} \]

\[ \text{Rule 2} \]
\[ \text{right live within } \epsilon_0 + \epsilon_T \text{ of } t \text{ until right } \lor \]
\[ \text{right live within } \max(\epsilon_1 + \epsilon_T, \epsilon_0 + 2\epsilon_T) \text{ of } t \text{ until right } \lor \]
\[ \text{error live within } \max(\epsilon_1 + \epsilon_T, \epsilon_0 + 2\epsilon_T) \text{ of } t \text{ until error } \{ TDBR_1 \} \]

\[ \text{Rule 5} \]

On the other hand, if we assume that \( p_1 \) is offered before \( p_0 \), i.e. \( \epsilon_1 < \epsilon_0 \), we can arrive at

\[ \text{right live within } \epsilon_1 + \epsilon_T \text{ of } t \text{ until right } \lor \]
\[ \text{right live within } \max(\epsilon_0 + \epsilon_T, \epsilon_1 + 2\epsilon_T) \text{ of } t \text{ until right } \lor \]
\[ \text{error live within } \max(\epsilon_0 + \epsilon_T, t + \epsilon_1 + 2\epsilon_T) \text{ of } t \text{ until error } \{ TDBR_1 \} \]

Hence, provided that \( \max(\epsilon_0 + 2\epsilon_T, \epsilon_1 + 2\epsilon_T) < \delta \), we have \( TDBR_1 \text{ sat RT} \).
8. Tolerating hardware faults

The DRB design discussed so far has not assumed any hardware faults. In this section, we are going to make some adjustments to the design at the component level so that the system will continue to operate in the event of hardware failures. But first, we need to make explicit assumptions about the kind of hardware faults that are to be tolerated. Our hardware fault assumption is that any one of the processors whose behaviours are described by $P_0, P_1, \ldots, P_n$ could fail as a result of some hardware faults. When any one of them fails, it behaves like a “sink” on channel $left$, i.e. it continues accepting inputs on channel $left$, but ceases to produce any output on channel $p_i$. Furthermore, we assume that at most $n$ processors could fail. This can be modelled by requiring that $P_0$ does not fail, whereas the others can do $P_0$ represents the component which does not fail during the execution. With such hardware fault assumption, we can describe the behaviour of the faulty processors as follows:

$$P_0 \triangleq \text{left? } x \xrightarrow{\epsilon_i} p_i.f_i(x) \rightarrow P_0$$

$$P_i \triangleq \left( \text{left? } x \xrightarrow{\epsilon_i} p_i.f_i(x) \rightarrow (P_i \cap P_i') \right)$$

for $1 \leq i \leq n$

$$P_i' \triangleq \text{left? } x \xrightarrow{\epsilon_i} P_i' \quad \text{for } 1 \leq i \leq n$$

Note that we have assumed that a faulty processor could fail right from the start. Our strategy to deal with the possibility of such failure is to set a timeout on each of the channels $p_0, p_1, \ldots, p_n$ in $R$ (since $R$ should treat all the processors as equally likely to fail).

$$R \triangleq \text{left? } x \rightarrow R_{x,\{0\}}$$

$$R_{x,\{i\}} \triangleq p_i. y \xrightarrow{\epsilon_i} \left( \begin{array}{l}
\text{right! } y \rightarrow R \\
\text{error } \rightarrow \text{right! } y \rightarrow R
\end{array} \right)$$

for $0 \leq i \leq n$

$$R_{x,A} \triangleq \bigwedge_{i \in A} p_i. y \xrightarrow{\epsilon_i} \left( \begin{array}{l}
\text{right! } y \rightarrow R'_{\delta_{i-1}} \\
\text{error } \rightarrow \text{right! } y \rightarrow R
\end{array} \right)$$

for $A \subseteq \{0,1,\ldots,n\}$

$$R'_0 \triangleq R$$

$$R'_{B} \triangleq \left( \bigwedge_{j \in B} p_j. z \rightarrow R'_{\delta_{j-1}} \right) \triangleright \{\epsilon\} R$$

for $B \subseteq \{0,1,\ldots,n\}$

$$\text{Blocks} \triangleq \left\{ [\text{left}]_{\{0\}} P_i \right\}$$

$$\text{System} \triangleq \text{Blocks} \parallel \left\{ \text{left}, p_0, p_1, \ldots, p_n \right\}$$

$$\text{FTDRB}_n \triangleq \text{System} \setminus \{p_0, p_1, \ldots, p_n\}$$
Since $FTDRB_n$ is obtained from the description of $DRB_n$ through the addition of timeouts and delays, Lemma 4 proves that $DRB_n \subseteq \tau FTDRB_n$ which means that $FTDRB_n$ satisfies the (timed versions of the) safety properties $S_1$ and $S_2$. However, the theory of timewise refinement cannot be used to establish $L$, which is a property based on the untimed failure model, since $DRB_n \not\subseteq \tau FTDRB_n$. In fact, if we abstract away the timing information in $FTDRB_n$ and apply algebraic transformation as in section 6.1, we obtain (for $n = 1$),

$$FTDRB'_i \quad \text{left} \rightarrow \quad \begin{cases} \text{right} \rightarrow (FTDRB'_i \cap D \cap \text{Stop}) \\ \tau \end{cases}$$

$$D = \quad \text{left} \rightarrow \quad \begin{cases} \text{right} \rightarrow D \\ \text{error} \rightarrow \text{right} \rightarrow D \end{cases}$$

which is clearly not a refinement of the process-oriented specification $SpecDRB_n$. The same conclusion is obtained by using the FDR tool. The reason is that, without timing information, the resolution of timeouts becomes nondeterministic and this analysis shows that the untimed version of $FTDRB_n$ could deadlock as a result. This happens when a timeout occurs prematurely, when in fact the timeouted $P_i$ is still functioning and eventually becomes ready to output.

Finally, for $RT$, the proof which can be found in [40] is similar to that given in Section 7 for Lemma 9 but is longer due to the possibility that $P_i$ could fail.

9. Conclusion and discussion

This paper has presented the design and verification of a simple distributed recovery block (DRB) design in CSP. The DRB scheme handles software design faults based on design diversity. While it is beyond the scope of this paper to discuss about the merit of design diversity, the interested reader is referred to [19, 11] which give empirical and theoretical results on the reliability of fault-tolerant software based on design diversity. It should also be pointed out that there are other approaches to handling software design faults, such as exception handling [7] and data diversity [1]. On the other hand, the DRB design can be considered as an example of a class of system architectures which tolerate both hardware and software faults in a unified way [22]. Typically, such an architecture involves multiple processors executing alternative software modules (developed based on a common specification) and a “decider” which monitors the results of variant execution. The behaviour of each processor can be described by a process in CSP and the safety, liveness, and real-time properties of the whole system can be specified and verified in the same way as in our case study. In particular, we can abstract away the functional aspect of the behaviour in the verification since the design itself is concerned with fault-tolerance capabilities.

CSP has been used in the design and verification of fault-tolerant systems elsewhere [28, 14, 33], but without addressing the real-time dimension. Our treatment
also differs in the modelling of hardware faults — we do not model hardware faults as explicit events. Modelling hardware faults as events allows a finer control over assumptions about their occurrence, but at the cost of additional complexity in proof. In this paper we model the nondeterministic behaviour of faulty processes, and abstract away the hardware faults themselves.

The functional notation \( f_i \) to represent the implemented software function in the component is appropriate to represent the systematic nature of software faults. The fact that the design is verified for arbitrary instantiations of the \( f_i \) establishes that it is tolerant to such kind of software fault. An alternative approach to modelling the behaviour of faulty software modules would be simply to allow a process \( P_i \) to nondeterministically provide any output after an input:

\[
P_i = \text{left}?x \rightarrow \bigcap_y \text{right}!y \rightarrow P_i
\]

The acceptance test \( T \) will still be used to judge whether or not \( y \) is an acceptable output for the input \( x \). This approach could be used to model "glitches" (transient hardware faults) in the computation of the function, where the output may vary on different occurrences of the same input. However, the liveness property \( L \) becomes inapplicable, so only weaker results may be obtained for the design. In particular, the property that any output from the system must be the result of one of the computations is lost.

The use of two different but compatible semantic models in capturing and verifying different kinds of requirements has shown practical benefits: safety and liveness properties that do not address timing can be handled by the failures model which is relatively simple and allows algebraic manipulation and model checking, whereas real-time properties are addressed using the more sophisticated timed failures model. The preservation of safety and liveness properties from one model to another is taken care of by the theory of timewise refinement. The introduction of the timed model could also allow other kinds of faults, such as intermittent hardware faults, to be modelled, and the behaviour of the resulting system analysed.

The failure and timed failure semantics of CSP allow us to treat the behaviour of faulty hardware components with non-determinism. In this approach, the normal and faulty behaviours of a (non-deterministic) process have no fundamental difference — they are both (timed) failures of the same process. Coenen and Hoorn [5, 6] have proposed a compositional semantics for fault-tolerant real-time systems in which faulty behaviours are distinguished from normal behaviours. Their approach is intended to facilitate the specification and reasoning of fault-tolerant systems by separating normal behaviours from faulty behaviours. However, it does not provide any way to define such faulty behaviours, leaving them totally arbitrary.

Hansson [13] has extended CCS [25] with real-time and probabilities and applied the formalism to fault-tolerant real-time systems. The extensions allow reliability and performance to be modelled since reliability requirements can be stated in terms of probabilities of desirable or undesirable behaviours, e.g. the reliability of \( P_i \) in our design can be formulated in terms of a probability of failing to produce an output. A timed probabilistic version of CSP has also been developed [24] but has not been applied to real-time fault-tolerance.
Acknowledgments

The authors are grateful to Francis Tam for his contribution on the initial version of this paper and to Simon Gay and Tomasz Janowski for their constructive comments and suggestions on later versions of this paper. Comments and suggestions from the anonymous referees are also gratefully acknowledged. The authors are also grateful to the British Council for a travel grant under the UK/Hong Kong Joint Research Scheme which has supported this work. The second author is grateful for DERA for supporting this work.

References


**Appendix - Proof rules used in this paper**

The following proof rules have been taken from [39].

**RULE 1 Parallel combination**
\[ P \text{ sat } S(s, \beta) \]
\[ Q \text{ sat } T(s, \beta) \]
\[ P \parallel Q \text{ sat } \exists s_P, s_Q, \beta_P, \beta_Q \bullet \\
S(s_P, \beta_P) \land T(s_Q, \beta_Q) \land \\
(s, \beta) \in (s_P, \beta_P) \parallel (s_Q, \beta_Q) \]

\((s_P, \beta_P) \parallel (s_Q, \beta_Q)\) is the set of all compound behaviours of \( P \parallel Q \) that can arise from those concurrent behaviour of \( P \) and \( Q \).

**Rule 2**

\[ a \text{ live from } t \text{ until } a(s_P, \beta_P) \]
\[ (s, \beta) \in (s_P, \beta_P) \parallel (s_Q, \beta_Q) \]
\[ \boxed{a \text{ live from } t \text{ until } a(s, \beta) [a \not\in A]} \]

In this rule, if the processes do not synchronise on event \( a \) and one of them is live on \( a \) (until \( a \) occurs), then so is the combination. Note that this rule is symmetric for the component processes \( P \) and \( Q \) with respect to the parallel composition.

**Rule 3**

\[ a \text{ at } t(s, \beta) \]
\[ (s, \beta) \in (s_P, \beta_P) \parallel (s_Q, \beta_Q) \]
\[ \boxed{a \text{ at } t(s_P, \beta_P) [a \in A]} \]

If the processes do synchronise on event \( a \), when \( a \) occurs, both processes must perform the event at the same time. The same remark on Rule 2 about symmetry also applies here.

**Rule 4**

\[ a \text{ live within } \delta \text{ of } t \text{ until } A_1(s_P, \beta_P) \]
\[ a \text{ live within } \delta \text{ of } t \text{ until } A_2(s_Q, \beta_Q) \]
\[ (s, \beta) \in (s_P, \beta_P) \parallel (s_Q, \beta_Q) \]
\[ \boxed{a \text{ live within } \delta \text{ of } t \text{ until } A_1 \cup A_2(s, \beta) [a \in A]} \]

The liveness of a common event in a parallel combination is governed by both of the component processes.
Rule 5

\[
\frac{a \text{ live from } t + \varepsilon \text{ until } A(s, R)}{a \text{ live within } \delta \text{ of } t \text{ until } A(s, R)} \quad [\varepsilon \leq \delta]
\]

This rule allows us to weaken a “live from” specification into a corresponding “live within” specification.